# (19) World Intellectual Property Organization International Bureau



## 

(43) International Publication Date 14 February 2002 (14.02.2002)

(22) International Filing Date:

MO 63376 (US).

DCT

5 July 2001 (05.07.2001)

# (10) International Publication Number WO 02/11947 A2

(51)	International Patent	Classification';	B24B 3 //04

Tracy, M.; 10 Oak Leaf Lane, Warrenton, MO 63383 (US). KEARNS, Julie, A.; 105 Country View Drive,

- (21) International Application Number: PCT/US01/21238
- (74) Agents: MUNSELL, Michael, G. et al.; One Metropolitan Square, Suite 1600, St. Louis, MO 63102 (US).
- (25) Filing Language: English
- (81) Designated States (national); CN, JP, KR, SG.

Winfield, MO 63389 (US).

- (26) Publication Language: English
- (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- (30) Priority Data: 09/633,532 7 August 2000 (07.08.2000) US

#### Published:

(71) Applicant: MEMC ELECTRONIC MATERIALS, INC. [US/US]: P.O. Box 8, 501 Pearl Drive, St. Peters.


Published:

without international search report and to be republished upon receipt of that report

(72) Inventors: ZHANG, Guoqiang, D.; 783 Trago Creek
Drive, Ballwin, MO 63021 (US). ERK, Henry, E; 6339
Tholozan Avenue, St. Louis, MO 63109 (US), RAGAN.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD FOR PROCESSING A SEMICONDUCTOR WAFER USING DOUBLE-SIDE POLISHING



(57) Abstract: A method for simultaneously polishing front and back surfaces of a semiconductor wafer comprises the step of providing a polishing apparatus having a wafer carrier generally disposed between a first polishing pad and a second polishing pad. The first pad has a hanchese significantly greater than a hanchese of the second pad. The wafer is placed in the wafer carrier so that the front surface faces the first pad and so that the back surface faces faces escond pad. A polishing slury is applied to at least one of the pads and the carrier, first pad and second pad are totated. The front surface is brought into contact with the first pad and the back surface is brought into contact with the first pad and the back surface of the wafer whereby less wafer material is removed from the back surface engaged by the second pad and the back surface has gless than the front surface after polishing.

## METHOD FOR PROCESSING A SEMICONDUCTOR WAFER USING DOUBLE-SIDE POLISHING

### Background of the Invention

5

10

15

2.0

25

30

wafer.

The present invention relates generally to methods of processing semiconductor wafers, and more particularly, to an economical method of processing semiconductor wafers including simultaneously polishing front and back surfaces of the semiconductor wafers for producing flat wafers exhibiting low nanotopography.

Semiconductor wafers are generally prepared from a single crystal ingot, such as a silicon ingot, which is trimmed and ground to have one or more flats for proper orientation of the wafer in subsequent procedures. The ingot is then sliced into individual wafers which are each subjected to a number of processing operations to reduce the thickness of the wafer, remove damage caused by the slicing operation, and to create a highly reflective front side. A lapping operation (an abrasive slurry process) is typically performed on the front and back sides of the wafer to reduce the thickness of the wafer and remove damage induced by the slicing operation. A chemical etching operation using acid or caustic etchant may also be performed to reduce the thickness and remove damage after lapping. It is known that using an acid chemical etchant may negatively affect the nanotopography of the

Thereafter, one or both surfaces of each wafer are usually polished to remove damage to the front and back sides induced by prior operations and to ensure that the wafer is planar. Simultaneous double side polishing has become preferred in the industry because such polishing yields a wafer with flatter, more parallel sides.

15

20

25

30

However, there are drawbacks to simultaneous double side polishing. For example, simultaneous double side polishing is more costly than single side polishing, and after such double side polishing, significant damage remains in the wafer surfaces. Moreover, the surfaces of the wafer may not be visually distinguishable, which may cause problems for certain machines used in down-stream processing of the wafer.

It is known to overcome the latter problem by dulling the back side by single side etching. Single side etching, however, negatively affects the nanotopography of the back side, which may effect the front side in a later front side polishing operation where the wafer is wax mounted. Most single side etching operations also negatively affect the edge of the wafer and/or the front side of the wafer, which is undesirable. Instead of a dulling operation, it is known to use a method of double side polishing whereby the rotational speed of the polishing pad and wafer carrier is manipulated to reduce the wafer material removed from the back side and thus make the back side distinguishable from the front side. It has been found that control of the amount of wafer material removed from each side of the wafer is less precise with manipulation of the rotational speed. Such loss of removal control causes an undesirable variation in the back side roughness and gloss. Moreover, the differential between the amount of wafer material removed from the front and back sides is relatively low.

## Summary of the Invention

Among the several objects and features of the present invention may be noted the provision of a method of simultaneously polishing front and back surfaces of a

10

15

20

25

30

3

semiconductor wafer that produces a relatively flat wafer; the provision of such a method which produces a wafer having visually distinguishable front and back sides; and the provision of such a method which removes substantially more wafer material from one of said front and back surfaces.

Briefly, a method of the present invention is directed to simultaneously polishing front and back surfaces of a semiconductor wafer. The method comprises providing a polishing apparatus having a wafer carrier generally disposed between a first polishing pad and a second polishing pad. The first pad has a hardness significantly greater than a hardness of the second pad. The wafer is placed in the wafer carrier so that the front surface faces the first pad and so that the back surface faces the second pad. A polishing slurry is applied to at least one of the pads and the carrier, first pad and second pad are rotated. The front surface is brought into contact with the first pad and the back surface is brought into contact with the second pad for polishing the front and back surfaces of the wafer whereby less wafer material is removed from the back surface engaged by the second pad and the back surface has less gloss than the front surface after polishing.

In another aspect of the invention, a method of processing a semiconductor wafer sliced from a single-crystal ingot and having front and back surfaces comprises the step of lapping the front and back surfaces of the wafer to reduce the thickness of the wafer and to improve the flatness of the wafer. The lapping step creates damage on the front and back surfaces. The front and back surfaces of the wafer are etched to reduce the damage on the front surface remaining after the lapping step. The

4

front and back surfaces of the wafer are simultaneously polished to improve the flatness of the wafer and to reduce wafer damage on the front and back surfaces. The wafer damage remaining on the back surface is greater than the wafer damage on the front surface after completion of the simultaneous polishing step. The front surface of the wafer is finish polished to reduce haze and roughness in the front surface. The front surface thereafter has a higher gloss than the back surface. The method is free of any step performed on the back surface which is not also performed on the front surface.

Other objects and features of the present invention will be in part apparent and in part pointed out hereinafter.

#### 15 Brief Description of the Drawings

5

1.0

20

25

30

Fig. 1 is a schematic perspective view of a double side polishing apparatus used in a method of this invention: and

Fig. 2 is a flow diagram of a method of the present invention for processing a semiconductor wafer.

Corresponding reference characters indicate corresponding parts throughout the several views of the drawings.

#### Detailed Description of the Preferred Embodiment

Referring now to the drawings and in particular to Fig. 1, a portion of a conventional double side polishing apparatus, such as a Model AC1400 made by Peter Wolters Gmbh, Rendsburg, Germany, is shown schematically and generally referred to as 10. The double side polisher is used to polish the front and back sides of semiconductor wafers W sliced from one or more monocrystalline silicon

5

ingots. It is contemplated that other types of double side polishing apparatus may be used. The apparatus includes a generally annular upper platen 12 and a generally annular lower platen 14. An upper polishing pad 16 is mounted on the downwardly facing surface of the upper platen 12 and a lower polishing pad 18 is mounted on the upwardly facing surface of the lower platen 14.

The upper platen 12 and lower platen 14 are rotated at a selected rotation speed by suitable drive mechanisms (not shown), as is well known in the art. As will be described hereinafter with respect to a preferred method of this invention, the apparatus 10 includes a controller that allows the operator to select a rotation speed for the upper platen 12 that is different than the selected speed for the lower platen 14. Also, the platens are rotatable in different directions so that the platens may rotate in the same direction or in opposite directions.

1.0

15

20

25

30

A plurality of generally circular wafer carriers 22 are mounted on the lower polishing pad 18. Each wafer carrier 22 has at least one circular opening (three in this embodiment) which receives a wafer W to be polished. The periphery of each wafer carrier 22 has a ring gear (not shown) engaged by a "sun" or inner gear and an outer gear (not shown) of the apparatus 10. The inner and outer gears are driven by suitable drive mechanisms to rotate the carrier at a selected speed.

In a method of this invention, the wafer carriers 22 are mounted on the lower polishing pad 18 so that the carriers are generally disposed between the lower polishing pad and the upper polishing pad 16. At least one of the wafers W is placed in one of the openings in the wafer carrier 22 so that the front side faces the

6

lower polishing pad 18 and the back side faces the upper polishing pad 16.

5

10

15

2.0

25

30

A conventional polishing slurry is applied to at least one of the pads. The wafer carrier 22, the upper pad 16 and the lower pad 18 are rotated. The upper platen 12 is lowered downward toward the lower platen 14 to bring the upper pad 16 into contact with the back side of the wafer W and to bring the lower pad 18 into contact with the front side of the wafer. The upper platen 12 is forced downward during polishing at a selected "down force" so that the back and front sides are polished simultaneously by the upper and lower pads, respectively. The lower pad 18, which polishes the front side, has a roughness significantly greater than a roughness of the upper pad 16. Preferably, the lower pad 18 is a rough (or "stock removal") polishing pad made of polyurethane impregnated polyester felt material, preferably a Model Suba H2 pad, manufactured by Rodel Corporation, Newark, DE. The upper pad 16 is preferably a "finish" polishing pad made of poromeric polyurethane material, preferably a Model UR-100 pad manufactured by Rodel, which is significantly more porous than that of the rough pad. lower pad has a compressibility of between about 6% and 8% and more preferably about 7%. The upper pad has a compressibility of between about 8% and 20%, and more preferably between about 10% and 12%. The lower pad 18 has a hardness significantly greater than the upper pad For example, a Suba 80 pad, which is a finish pad comparable to a Model UR-100, has a Shore A hardness of about 13-20 using test method RM-02A-7-91, and the Suba H2 pad has a Shore A hardness of about 84 using the same test

method. The lower pad 18 removes wafer material at a

7

faster rate than the upper pad (removal rate ratio), preferably at least about five times more wafer material per rotation of the lower pad than the upper pad 16. More preferably, the removal rate ratio is about 10:1, and even more preferably is about 15:1. The wafer W is thereby polished using the rough pad and the finish pad such that less wafer material is removed from the back side than the front side and so that the back side has less gloss than the front side.

5

1.0

15

20

25

The removal rate ratio and the difference between the wafer material removed from the front side and from the back side may be further increased by manipulating the relative rotational speed of the carrier 22, the upper platen 12 and upper pad 16, and the lower platen 14 and lower pad 18. Specifically, the upper platen 12 is rotated in the same direction as the wafer carrier 22 and at about the same speed as the wafer carrier. In this manner, relative motion between the upper pad 16 and each wafer W is decreased so that less material removal occurs during polishing. Table 1 includes suitable ranges and preferred parameters for the speed of the upper and lower platens 12, 14 and the inner and outer ring gears (the speed of the ring gears determines the speed of the carrier 22). Table 1 also includes a suitable range of polishing down force and a preferred polishing down force.

TABLE 1:

5

10

15

20

25

Parameters	Preferred	Suitable Range
Polishing Down Force,	300	100 - 600
Upper Platen Speed, RPM	3	2 - 10
Lower Platen Speed, RPM	-26 <sup>1</sup>	-2040
Inner Pin Ring Speed,	-3	-210
Outer Pin Ring Speed,	4	2 - 10

The removal rate ratio and the difference between the wafer material removed from the front side and from the back side may be further increased by increasing the temperature of the lower pad 18 in contact with the front side relative to the temperature of the upper pad 16 in contact with the back side. The temperature of each polishing pad is controlled by circulating water which is in thermal communication with the respective platens in contact with the pads. The AC1400 and AC2000 model polishers include a control system for controlling the temperature of the circulating water in communication with the upper platen 12 and a separate control system for the circulating water in communication with the lower platen The separate systems enable the user to increase the temperature of the lower pad 18 with respect to that of the upper pad 16 and thereby remove more material from the front surface than the back surface.

In another method of the invention, semiconductor wafer W is placed in a conventional lapping apparatus (not

Negative sign for rotation indicates counter-clockwise direction, positive number indicates clockwise direction.

9

shown) and is lapped to reduce the thickness of the wafer and to improve the flatness of the wafer. Reduction of the thickness via the lapping operation also removes damage caused by the wafer slicing operation. The lapping step, however, creates damage (lapping signature damage) on the front and back surfaces that has different characteristics than the damage caused by the wafer slicing operation. Suitable lapping apparatus include Peter Wolters Model Nos. AC1400 and AC2000, manufactured by Peter Wolters Corporation, Rendsburg, Germany. The lapping apparatus may be the same apparatus as the doubleside polishing apparatus. The lapping operation removes a predetermined thickness of wafer material, such as about 40 to 100 microns, and preferably about 70 microns is removed by the lapping operation. The operation of the conventional lapping apparatus will be apparent to those skilled in the art and therefore will not be further described.

5

1.0

15

20

25

30

The front and back sides of the wafer W are etched to reduce the damage on the front side remaining after the lapping step. Preferably, the etchant used is a caustic (alkaline) etch because caustic etching is less harmful to the nanotopography of the wafer W than acid etchant. The wafers are preferably immersion etched, though other etching operations are contemplated. The wafer W may be edge polished after the etching step.

The front and back sides are simultaneously polished to improve the flatness of the wafer W and to reduce wafer damage on the front and back surfaces. The wafer damage remaining on the back surface is greater than the wafer damage on the front surface after completion of the simultaneous polishing step. The simultaneous polishing step is preferably performed using the method described

10

above so that less wafer material is removed from the back side than the front side of the wafer W. More specifically, a harder, rougher pad is used to polish the front side than is used to polish the back side. In this method, it is preferable not to manipulate the rotational speed of the carrier 22 in order to increase the wafer removal differential between the front and back sides. Manipulation of the rotational speed may decrease the control over back side material removal, which will lead to an undesirable variation in the back side roughness and gloss.

5

1.0

15

20

25

30

The front side of the wafer is finish polished to reduce haze and roughness in the front side. It is believed that the nanotopography of the back side will be sufficiently uniform after the simultaneous polishing method of this invention so that the nanotopography of the back side will not negatively affect the nanotopography of the front side during front side polishing. The nanotopography of the front and back sides after simultaneous polishing is preferably less than 20 nm PV in a 2mm X 2mm site and less than 70 nm PV on a 10mm X 10mm site. More preferably, the nanotopography is less than 10 nm PV in a 2mm X 2mm site, and even more preferably is substantially zero. After front side polishing, the front side has a higher gloss than the back surface so that the front and back sides are visually distinguishable and are distinguishable by sensors used to process the finished wafer. For example, the gloss on the front side is about 370 using a Mirror-Tri-Gloss Meter, made by Gardner, Inc., Germany, while the gloss on the back side is about 120 using the same meter. Moreover, the front side has a higher gloss than the back side after the simultaneous polishing step but before finish polishing.

Advantageously, the method of processing the wafer W is free of any step performed on the back side which is not also performed on the front side. Thus, the wafer W has the flatness and parallelism enabled by simultaneous double-side polishing, has a high gloss mirror finish on the front side due to the finish polishing step, and the method does not require an additional step to be performed on the back side to make the front side distinguishable from the back side. Moreover, the process is more economical in that less material removal from the front side is required in the simultaneous double side polishing step due to the further material removal performed in the finish polishing step.

5

10

15

20

25

In view of the above, it will be seen that the several objects of the invention are achieved and other advantageous results attained.

When introducing elements of the present invention or the preferred embodiment(s) thereof, the articles "a", "an", "the" and "said" are intended to mean that there are one or more of the elements. The terms "comprising", "including" and "having" are intended to be inclusive and mean that there may be additional elements other than the listed elements.

As various changes could be made in the above constructions without departing from the scope of the invention, it is intended that all matter contained in the above description or shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.

10

15

20

#### WHAT IS CLAIMED IS:

- 1. A method of simultaneously polishing front and back surfaces of a semiconductor wafer comprising the steps of:
  - (a) providing a polishing apparatus having a wafer carrier generally disposed between a first polishing pad and a second polishing pad, said first pad having a hardness significantly greater than a hardness of said second pad,
  - (b) placing said wafer in the wafer carrier so that said front surface faces said first pad and so that said back surface faces said second pad,
  - (c) applying a polishing slurry to at least one of said pads,
  - (d) rotating the carrier, first pad and second pad,
  - (e) bringing said front surface into contact with said first pad and said back surface into contact with said second pad for polishing said front and back surfaces of said wafer, whereby less wafer material is removed from said back surface engaged by said second pad and said back surface has less gloss than said front surface after polishing.
- 2. A method as set forth in claim 1 wherein the first pad is made of polyurethane impregnated polyester felt material and the second pad is made of poromeric polyurethane material.

5

5

- A method as set forth in claim 1 wherein the first pad has a roughness significantly greater than the second pad.
- 4. A method as set forth in claim 1 wherein the first pad is less compressible than the second pad.
- 5. A method as set forth in claim 1 wherein the step of rotating includes selecting the relative rotational speed of the carrier, the first pad and the second pad such that removal of material from said back surface of the wafer is minimized.
- 6. A method as set forth in claim 5 wherein the step of rotating comprises rotating the carrier and the second pad in the same direction at approximately the same velocity so as to minimize the wafer material removed from said back surface.
- 7. A method as set forth in claim 1 wherein the first pad removes at least 5 times more wafer material per rotation of the first pad than the second pad.
- 8. A method of processing a semiconductor wafer sliced from a single-crystal ingot and having front and back surfaces, the method comprising the steps, in order, of.
  - (a) lapping the front and back surfaces of the wafer to reduce the thickness of the wafer and to improve the flatness of the wafer, the lapping step creating damage on the front and back surfaces;

2.0

25

5

10

14

- (b) etching the front and back surfaces of the wafer to reduce the damage on the front surface remaining after the lapping step;
  - (c) simultaneously polishing the front and back surfaces of the wafer to improve the flatness of the wafer and to reduce wafer damage on the front and back surfaces, the wafer damage remaining on the back surface being greater than the wafer damage on the front surface after completion of said simultaneous polishing step; and
  - (d) finish polishing the front surface of the wafer to reduce haze and roughness in the front surface, the front surface thereafter having a higher gloss than the back surface,
  - wherein the method is free of any step performed on the back surface which is not also performed on the front surface.
    - 9. The method set forth in claim 8 wherein the step of simultaneously polishing the front and back surfaces comprises:
      - (a) providing a polishing apparatus having a wafer carrier generally disposed between a first polishing pad and a second polishing pad,
      - (b) placing said wafer in the wafer carrier so that said front surface faces said first pad and so that said back surface faces said second pad,
      - (c) applying a polishing slurry to at least one of said pads,
      - (d) rotating the carrier, first pad and second pad,
      - (e) bringing said front surface into contact with said first pad and said back surface into

15

contact with said second pad for polishing said
front and back surfaces of said wafer
simultaneously, said first pad having a hardness
significantly greater than a hardness of said
second pad whereby less wafer material is
removed from said back surface engaged by said
second pad, and said front surface has a higher
gloss than said back surface after simultaneous

polishing.

10. A method as set forth in claim 9 wherein the first pad has a roughness significantly greater than the second pad.





FIG. 2



SUBSTITUTE SHEET (RULE 26)